Avago Technologies LSI53C896 User Manual

Page 354

Advertising
background image

IX-4

Index

Version 3.3

Copyright © 1998–2003 by LSI Logic Corporation. All rights reserved.

(VER[2:0])

4-17

(VUE0)

4-28

(VUE1)

4-29

(WATN)

4-23

(WIE)

4-4

(WOA)

4-45

(WRIE)

4-59

(WSR)

4-29

(WSS)

4-28

(ZMOD)

4-103

(ZSD)

4-61

Numerics

16-bit system (S16)

4-98

32/64-bit jump

5-31

32-bit addressing

5-6

3-State

3-3

64 Kbytes ROM read cycle

6-58

64-bit

addressing

5-8

addressing in SCRIPTS

2-22

SCRIPT selectors

4-107

table indirect indexing mode (64TIMOD)

4-104

8-bit/16-bit SCSI

2-38

A

A and B DIFFSENS SCSI signals

6-4

A[6:0]

5-23

A_DIFFSENS

3-14

A_GPIO0_ FETCH/

3-11

A_GPIO1_ MASTER/

3-11

A_GPIO2

3-11

A_GPIO3

3-11

A_GPIO4

3-11

A_SACK+-

3-15

A_SACK2+-

3-15

A_SATN+-

3-15

A_SBSY+-

3-15

A_SC_D+-

3-15

A_SCTRL signals

3-15

A_SD[15:0]+-

3-14

A_SDP[1:0]+-

3-14

A_SI_O+-

3-15

A_SMSG+-

3-15

A_SREQ+-

3-15

A_SREQ2+-

3-15

A_SRST+-

3-15

A_SSEL+-

3-15

aborted (ABRT)

4-42

,

4-50

,

4-71

absolute maximum stress ratings

6-2

AC characteristics

6-11

ACK64/

3-7

acknowledge 64

3-7

active negation

see TolerANT technology

active termination

2-38

AD[63:0]

3-6

adder sum output (ADDER)

4-75

address and data signals

3-6

address/data bus

2-3

alt interrupt

A

3-10

B

3-10

ALT_INTA/

3-10

ALT_INTB/

3-10

always wide SCSI (AWS)

4-96

arbitration

in progress (AIP)

4-45

mode bits 1 and 0 (ARB[1:0])

4-21

priority encoder test (ART)

4-92

signals

3-8

assert

even SCSI parity (force bad parity) (AESP)

4-25

SATN/ on parity error (AAP)

4-23

SCSI

ACK/ signal (ACK)

4-39

,

4-41

ATN/ signal (ATN)

4-39

,

4-41

BSY/ signal (BSY)

4-39

,

4-41

C_D/ signal (C_D)

4-39

,

4-41

data bus (ADB)

4-24

I_O/ signal (I/O)

4-39

,

4-41

MSG/ signal (MSG)

4-39

,

4-41

REQ/ signal (REQ)

4-39

,

4-41

RST/ signal (RST)

4-25

SEL/ signal (SEL)

4-39

,

4-41

asynchronous SCSI

receive

2-34

send

2-32

aux_current

4-17

B

B_DIFFSENS

3-17

B_GPIO0_FETCH/

3-12

B_GPIO1_MASTER/

3-12

B_GPIO2

3-12

B_GPIO3

3-12

B_GPIO4

3-12

B_SACK+-

3-18

B_SACK2+-

3-18

B_SATN+-

3-18

B_SBSY+-

3-18

B_SC_D+-

3-18

B_SD[15:0]+-

3-16

B_SDP[1:0]+-

3-16

Advertising