3 reserved locations, 4 accessing the peripheral control block, 1 bus cycles – Intel 80C188XL User Manual

Page 133: 2 ready signals and wait states

Advertising
3 reserved locations, 4 accessing the peripheral control block, 1 bus cycles | 2 ready signals and wait states | Intel 80C188XL User Manual | Page 133 / 405 3 reserved locations, 4 accessing the peripheral control block, 1 bus cycles | 2 ready signals and wait states | Intel 80C188XL User Manual | Page 133 / 405
Advertising
This manual is related to the following products:
See also other documents in the category Intel Hardware: