2 reset timing, Table 4-5, Reset timing requirements – Artesyn CPCI-6200 Installation and Use (May 2015) User Manual
Page 102: Functional description
Functional Description
CPCI-6200 Installation and Use (6806800J66E)
102
4.16.2 Reset Timing
Different devices have different reset timing requirements. CPCI-6200 uses a Reset Control PLD
to meet their requirements.
Table 4-5 Reset Timing Requirements
Device
Reset Signal
Source of Reset
Minimum Reset
Time
Actual Reset
Time
8572
CPU_HRESET_N
1
Reset
CPLD
100
μs
260 μs
SRESET_N
2
Reset CPLD
45 ns
PEX8624
1
HRESET_N
Reset CPLD
100 μs
125 μs
Tsi384
1
HRESET_N
Reset CPLD
1 μs
125 μs
Tsi384
1
HRESET_N
Reset CPLD
1 μs
125 μs
Tsi384
1
HRESET_N
Reset CPLD
1 μs
125 μs
Tsi384
1
HRESET_N
Reset CPLD
1 μs
125 μs
5482, PHY_1
1
HRESET_N
Reset CPLD
2 μs
125 μs
5482, PHY_2
1
HRESET_N
Reset CPLD
2 μs
125 μs
CPCI CPLD
1
HRESET_N
Reset CPLD
1 μs
125 μs
SMUX CPLD
1
HRESET_N
Reset CPLD
1 μs
125 μs
LBPC CPLD
1
HRESET_N
Reset CPLD
1 μs
125 μs
Reset CPLD
5V_PGOOD
MAX811M
200 ms
3.3V_PGOOD MAX811S
225
ms
LT1646, HSC
HSC_RST_REQ_N
Reset CPLD
PCI-E Conn
1
HRESET_N Reset
CPLD
125
μs
TL16C2550
1
HRESET Reset
CPLD
1
μs
125 μs
JTAG Router
3.3V_PGOOD
MAX811S
225 ms
PCI6466
P_PB_RST_N
Reset CPLD
1.35 ms
S_PB_RST_N
Reset CPLD
1.35 ms
PMC_1
2
PCI1_RST_N Tsi384_1
1
ms
1.35
ms
PMC_2
3
PCI2_RST_N Tsi384_2 1
ms 1.35
ms