Altera SerialLite II IP Core - Manual (Page 22)

Chapter 2: Getting Started 2–7
Simulate the Design
January 2014 Altera Corporation SerialLite II MegaCore Function
User Guide
4. After your review the generation report, <variation name>.html, in your project
directory, click Exit to close the SerialLite II parameter editor.
Simulate the Design
You can simulate your design using the MegaWizard-generated VHDL and
Verilog HDL IP functional simulation models.
f For more information on IP functional simulation models, refer to the Simulating
Altera IP in Third-Party Simulation Tools chapter in volume 3 of the Quartus II Handbook.
Altera also provides a Verilog HDL demonstration testbench that shows you how to
instantiate a model in a design for all configurations. Altera also provides a VHDL
demonstration testbench for a restricted number of configurations. The testbench
stimulates the inputs and checks the outputs of the interfaces of the SerialLite II
MegaCore function, allowing you to evaluate the MegaCore function’s basic
functionality. The testbench is described in detail in
Chapter 5, Testbench .
Instantiate the MegaCore
You can now integrate your custom MegaCore function variation into your design
and simulate your complete design using your own custom testbench.
Specify Constraints
This example design applies constraints to create virtual pins and set up timing
analysis.
Assign Virtual Pins
If you are compiling the SerialLite II MegaCore function variation as a standalone
component, you must specify virtual pin assignments. The SerialLite II parameter
editor generates a tool command language (Tcl) script that automates this task. Follow
these steps to run the script:
1. On the Tools menu, click Tcl Scripts to open the Tcl Scripts dialog box.
2. In the project directory, select <variation_name>_constraints.
3. Click Run.
1 The script assumes the default names for the virtual pins. If you have connected the
pins to names other than the default names, you must edit this script and change the
virtual pin names when the core is still compiled in stand-alone mode.