Altera SerialLite II IP Core - Manual (Page 28)

Chapter 3: Parameter Settings 3–5
Physical Layer Configuration
January 2014 Altera Corporation SerialLite II MegaCore Function
User Guide
Figure 3–3. Streaming Symmetric Mode Block Diagram
Notes to Figure 3–3 :
(1) A full line indicates a mandatory lane.
(2) A dashed line indicates an optional lane.
One or more lanes
(up to N)
FPGA 1
PHY
Layer
FPGA 2
PHY
Layer
Atlantic
Interface
CDR
SERDES
CDR
SERDES
One or more lanes
(up to N)
Atlantic
Interface
Figure 3–4. Simplex Mode Block Diagram
Note to Figure 3–4 :
(1) A full line indicates a mandatory lane.
One lane only
FPGA 1
Light-weight
Linklayer
PHY
Layer
FPGA 2
Light-weight
Linklayer
PHY
Layer
Atlantic
Interface
CDR
SERDES
CDR
SERDES
Atlantic
Interface