Intel CHIPSET 820E - Manual (Page 198)

2
5-23-2000_9:18
BLOCK DIAGRAM
DRAWN BY: LAST REVISED:
SHEET:
FOLSOM, CALIFORNIA 95630 1900 PRAIRIE CITY ROAD
87
6
5
4
3
2
1
A B C D
1
2
3
4
5
6
7
8
D C B A
PCG PLATFORM DESIGN
REV:
0.5
PROJECT:
OF 40
TITLE: INTEL(R) 820E CHIPSET 2 DIMM FCPGA REFERENCE BOARD
R
PCG AE
Camino2
LPC Bus
CTRL
ADDR ADDR
CTRL
DATA
AGP Bus
PCI CONN 3
PCI CONN 1
PCI CONN 2
PCI CONN 4
PCI ADDR/DATA PCI CNTRL
AC’97 Link
Block Diagram
Clock
VRM
AGP
MCH
USB
IDE Primary IDE Secondary
USB Port 1 USB Port 2 AC’97 Audio Modem
SIO
Parallel
Game Conn
Floppy
Keyboard
Mouse
Serial 1 Serial 2
FWH
Device Table
Processor
Rambus
ICH2
UltraDMA/100
DATA
VTERM
RIMM 0
RIMM 1
DRCG
8
2 56
2
E
H
/ET
CNR LAN
RE
F
E
RE
NC
E
D
E
V
ICE
GA
TE
S
S
HE
E
T
D
ESI
G
N
AT
O
R
TYPE
U
SED
N
U
M
BER
U
1
LM
4880
14
U
2
A
D
1881
13
U
3
74LV
C
08A
A
, B
36
U4
, U6
GD7
52
32
30
U
8
8256
2
17
U
10
8282
0 (
M
C
H
)
6,
7
U
11
C
K
133
5
U1
2
DRCG
5
U
13
8282
0 (
IC
H
)
8,
9
U
14
74LV
C
07A
A
,
B
,
C
, D
, E
7
, 23,
34
, 35
U
15
74LV
C
14a
A
,
B
,
C
, D
, E
36
U1
6
F
W
H
10
U
17
LP
C
47B
27
X
12
U
18
74LS
13
2
B
, C
34,
36
U
19
74LV
C
07A
A
, C
, D
23
,
27
U
20
74LV
C
06A
A
, B
, C
36
U2
1
74
HC0
3
15
U
25
8256
2E
M
18
U
26
FFB390
4
23
U
27
H
1138
_A
rg
oni
te
20
U
28
A
0344
9-
00
1
19