Table - table 6-50: lramfifo pin description, Heading2 - parameters, Table - table 6-51: lramfifo parameters – Achronix Speedster22i User Macro Guide User Manual

Page 178: Heading3 - width, Heading3 - depth, Parameters

Advertising
background image

Memories

LRAMFIFO

Speedster22i Macro Cell Library

Achronix Semiconductor Proprietary

PAGE 161

Table 6-50: LRAMFIFO Pin Description

Name

Type

Clock

Domain

Description

din[width-1:0]

Write port data input.

wren

Write enable (active-high). Data is written into the FIFO at
the next rising edge of the write clock when wren is driven
high, as long as the full flag is not asserted.

wrclk

Write clock. (rising edge based).

rstn

FIFO reset (active-low). Asserting the rstn signal low resets
the FIFO to clear both the read and the write pointers and
set the FIFO to the empty condition.

rden

Read enable (active-high). Data is read from the FIFO at
the next active edge of the clock when the rden is driven
high, as long as the empty flag is not asserted.

rdclk

Read clock (rising edge based).

dout[width-1:0]

Read port dout output.

empty

Empty flag (active-high).

full

Full flag (active-high).

almost_empty

Almost Empty flag (active-high).

almost_full

Almost Full flag (active-high).

write_err

Write Error flag (active-high).

read_err

Read Error flag (active-high).

Parameters

Table 6-51: LRAMFIFO Parameters

Parameter

Defined Values

Default Value

width

10

depth

10

ptr_sync_mode

1’b0

wrptr_sync_stages

2’b00

rdptr_sync_stages

2’b00

rst_sync_mode

1’b0

wrrst_sync_stages

2’b00

rdrst_sync_stages

2’b00

afull_offset

7’h04

aempty_offset

7’h04

width

The width parameter defines the width of the data input and output busses of the FIFO.  The 
width parameter must be a multiple of ten bits. The default value of the width parameter is 
10’h0.

depth

The  depth  parameter  defines  the  depth  of  the  FIFO,  which  may  be  up  to  64  locations. 
Choosing  a  depth  of  less  than  the  full  depth  of  64  locations  will  allow  a  smaller  imple‐
mentation of the FIFO controller logic. The default value of the depth parameter is 64.

input

wrclk

input

wrclk

input

wrclk

input

async.

input

rdclk

input

rdclk

output

rdclk

output

rdclk

output

wrclk

output

rdclk

output

wrclk

output

wrclk

output

rdclk

positive integers

8-64

1’b0, 1’b1

2’b00, 2’b01, 2’b10, 2’b11

2’b00, 2’b01, 2’b10, 2’b11

1’b0, 1’b1

2’b00, 2’b01, 2’b10, 2’b11

2’b00, 2’b01, 2’b10, 2’b11

7-bit hexadecimal number

7-bit hexadecimal number

Advertising