Cs42l73 – Cirrus Logic CS42L73 User Manual

Page 78

Advertising
background image

78

DS882F1

CS42L73

2Bh

Limiter Thresh-
olds Speaker-
phone [A].

LMAXSPK2

LMAXSPK1

LMAXSPK0

CUSHSPK2

CUSHSPK1

CUSHSPK0

Reserved

Reserved

p 110

0

0

0

0

0

0

0

0

2Ch

Limiter Attack
Rate Ear/Speak-
erph.-Line [B].

Reserved

Reserved

LIMARATEESL

5

LIMARATEESL

4

LIMARATEESL

3

LIMARATEESL

2

LIMARATEESL

1

LIMARATEESL

0

p 111

0

0

0

0

0

0

0

0

2Dh

Limiter Ctl,
Release Rate
Ear/Speaker-
phone-Line [B].

LIMITESL

Reserved

LIMRRATEESL

5

LIMRRATEESL

4

LIMRRATEESL

3

LIMRRATEESL

2

LIMRRATEESL

1

LIMRRATEESL

0

p 111

0

0

1

1

1

1

1

1

2Eh

Limiter Thresh-
olds Ear/Speak-
erph.-Line [B].

LMAXESL2

LMAXESL1

LMAXESL0

CUSHESL2

CUSHESL1

CUSHESL0

Reserved

Reserved

p 112

0

0

0

0

0

0

0

0

2Fh

ALC Enable,
Attack Rate AB.

ALCB

ALCA

ALCARATEAB

5

ALCARATEAB

4

ALCARATEAB

3

ALCARATEAB

2

ALCARATEAB

1

ALCARATEAB

0

p 113

0

0

0

0

0

0

0

0

30h

ALC Release
Rate AB.

Reserved

Reserved

ALCRRATEAB

5

ALCRRATEAB

4

ALCRRATEAB

3

ALCRRATEAB

2

ALCRRATEAB

1

ALCRRATEAB

0

p 113

0

0

1

1

1

1

1

1

31h

ALC Thresholds
AB.

ALCMAXAB2

ALCMAXAB1

ALCMAXAB0

ALCMINAB2

ALCMINAB1

ALCMINAB0

Reserved

Reserved

p 114

0

0

0

0

0

0

0

0

32h

Noise Gate Ctl
AB.

NGB

NGA

NG_BOOSTAB

THRESHAB2

THRESHAB1

THRESHAB0

NGDELAYAB1 NGDELAYAB0

p 115

0

0

0

0

0

0

0

0

33h

ALC and Noise
Gate Misc Ctl.

ALC_AB

NG_AB

ALCBSRDIS

ALCBZCDIS

ALCASRDIS

ALCAZCDIS

Reserved

Reserved

p 116

0

0

0

0

0

0

0

0

34h

Mixer Control.

Reserved

Reserved

VSPO_

STEREO

XSPO_

STEREO

MXR_SFTR_

EN

MXR_STEP2

MXR_STEP1

MXR_STEP0

p 117

0

0

0

1

1

0

0

0

35h

HP/LO Left
Mixer: Input
Path Left Atten.

Reserved

Reserved

HLA_IPA_A5

HLA_IPA_A4

HLA_IPA_A3

HLA_IPA_A2

HLA_IPA_A1

HLA_IPA_A0

p 118

0

0

1

1

1

1

1

1

36h

HP/LO Right
Mixer: Input
Path Rt. Atten.

Reserved

Reserved

HLB_IPB_A5

HLB_IPB_A4

HLB_IPB_A3

HLB_IPB_A2

HLB_IPB_A1

HLB_IPB_A0

p 118

0

0

1

1

1

1

1

1

37h

HP/LO Left
Mixer: XSP Left
Attenuation.

Reserved

Reserved

HLA_XSPA_A5 HLA_XSPA_A4 HLA_XSPA_A3 HLA_XSPA_A2 HLA_XSPA_A1 HLA_XSPA_A0

p 118

0

0

1

1

1

1

1

1

38h

HP/LO Right
Mixer: XSP Rt.
Attenuation.

Reserved

Reserved

HLB_XSPB_A5 HLB_XSPB_A4 HLB_XSPB_A3 HLB_XSPB_A2 HLB_XSPB_A1 HLB_XSPB_A0

p 118

0

0

1

1

1

1

1

1

39h

HP/LO Left
Mixer: ASP Left
Attenuation.

Reserved

Reserved

HLA_ASPA_A5 HLA_ASPA_A4 HLA_ASPA_A3 HLA_ASPA_A2 HLA_ASPA_A1 HLA_ASPA_A0

p 118

0

0

1

1

1

1

1

1

3Ah

HP/LO Right
Mixer: ASP Rt.
Attenuation.

Reserved

Reserved

HLB_ASPB_A5 HLB_ASPB_A4 HLB_ASPB_A3 HLB_ASPB_A2 HLB_ASPB_A1 HLB_ASPB_A0

p 118

0

0

1

1

1

1

1

1

3Bh

HP/LO Left
Mixer: VSP
Mono Atten.

Reserved

Reserved

HLA_VSPM_

A5

HLA_VSPM_

A4

HLA_VSPM_

A3

HLA_VSPM_

A2

HLA_VSPM_

A1

HLA_VSPM_

A0

p 118

0

0

1

1

1

1

1

1

3Ch

HP/LO Right
Mixer: VSP
Mono Atten.

Reserved

Reserved

HLB_VSPM_

A5

HLB_VSPM_

A4

HLB_VSPM_

A3

HLB_VSPM_

A2

HLB_VSPM_

A1

HLB_VSPM_

A0

p 118

0

0

1

1

1

1

1

1

3Dh

XSP Left Mixer:
Input Path Left
Attenuation.

Reserved

Reserved

XSPA_IPA_A5 XSPA_IPA_A4 XSPA_IPA_A3 XSPA_IPA_A2 XSPA_IPA_A1 XSPA_IPA_A0

p 118

0

0

1

1

1

1

1

1

3Eh

XSP Rt. Mixer:
Input Path Right
Attenuation.

Reserved

Reserved

XSPB_IPB_A5 XSPB_IPB_A4 XSPB_IPB_A3 XSPB_IPB_A2 XSPB_IPB_A1 XSPB_IPB_A0

p 118

0

0

1

1

1

1

1

1

3Fh

XSP Left Mixer:
XSP Left Attenu-
ation.

Reserved

Reserved

XSPA_XSPA_

A5

XSPA_XSPA_

A4

XSPA_XSPA€_

A3

XSPA_XSPA_

A2

XSPA_XSPA_

A1

XSPA_XSPA_

A0

p 118

0

0

1

1

1

1

1

1

I²C Address: 1001010[R/W]—10010100 = 0x94(Write); 10010101 = 0x95(Read)

Adr.

Function

7

6

5

4

3

2

1

0

Advertising