3 clock generator control register – NEC uPD78P078 User Manual

Page 167

Advertising
background image

167

CHAPTER 7 CLOCK GENERATOR

7.3 Clock Generator Control Register

The clock generator is controlled by the following two registers:

• Processor clock control register (PCC)

• Oscillation mode selection register (OSMS)

(1) Processor clock control register (PCC)

The PCC selects a CPU clock and the division ratio, determines whether to make the main system clock

oscillator operate or stop, and enables or desables the subsystem clock oscillator internal feedback resistor.

The PCC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets the PCC to 04H.

Figure 7-2. Subsystem Clock Feedback Resistor

FRC

P-ch

Feedback resistor

XT1

XT2

Advertising
This manual is related to the following products: