Table 6.28 burst read, 64-bit address and data, Burst read, 64-bit address and data – Avago Technologies LSI53C1000R User Manual
Page 316
Advertising

6-34
Specifications
Version 2.2
Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
Table 6.28
Burst Read, 64-Bit Address and Data
Symbol
Parameter
66 MHz PCI
33 MHz PCI
Unit
Min
Max
Min
Max
t
1
Shared signal input setup time
3
–
7
–
ns
t
2
Shared signal input hold time
0
–
0
–
ns
t
3
CLK to shared signal output valid
2
6
2
11
ns
Advertising
This manual is related to the following products: