1 – user interrupt register (user_int), 4 – general-purpose registers, 1 – general-purpose register – Maxim Integrated DS4830A Optical Microcontroller User Manual

Page 240: 1 – device number register (dev_num), 5 – device number and i, C bootloader address disable, Ds4830a user’s guide

Advertising
background image

DS4830A User’s Guide

240

26.3.1 – User Interrupt Register (USER_INT)

Bit

7

6

5

4

3

2

1

0

Name

SW_F3

SW_F2

SW_F1

SW_F0

SW_INT4

SW_INT 3

SW_INT 2

SW_INT 1

Reset

0

0

0

0

0

0

0

0

Access

rw

rw

rw

rw

rw

rw

rw

rw

BIT

NAME

DESCRIPTION

7:4

SW_F3[3:0]

Software flags: Single cycle read/write bits for general-purpose flags for
application usage.

3:0

SW_INT[3:0]

Software Interrupt:
Setting this bit to ‘1’ generates an interrupt.


26.4 – General-Purpose Registers

DS4830A has 16 general-purpose registers defined in Module 3. Reading from GP_REG1 and GP_REG2 take a
single clock cycle and writing to these registers takes two clock cycles. For GP_REG3 to GP_REG16, reading from
and writing to take two clock cycles. These registers can be used by time critical software in place of program
variables to save clock cycles during memory access.

26.4.1 – General-Purpose Register
(GP_REG1, GP_REG2, GP_REG3, GP_REG4, GP_REG5, GP_REG6, GP_REG7, GP_REG8, GP_REG9,
GP_REG10, GP_REG11, GP_REG12, GP_REG13, GP_REG14, GP_REG15, GP_REG16)

Bit

15

14

13

12

11

10

9

8

Name

GP_REGx_15 GP_REGx_14 GP_REGx_13 GP_REGx_12 GP_REGx_11 GP_REGx_10 GP_REGx_9 GP_REGx_8

Reset

0

0

0

0

0

0

0

0

Access

rw

rw

rw

rw

Rw

rw

rw

rw

Bit

7

6

5

4

3

2

1

0

Name

GP_REGx_7 GP_REGx_6 GP_REGx_5 GP_REGx_4 GP_REGx_3 GP_REGx_2 GP_REGx_1 GP_REGx_0

Reset

0

0

0

0

0

0

0

0

Access

rw

rw

rw

rw

Rw

rw

rw

rw

BIT

NAME

DESCRIPTION

15:0

GP_REGx_n

General-Purpose Register x Bit n. The software can use these bits in place of
variables.

26.5 – Device Number and I

2

C Bootloader Address Disable

The DS4830A has DEV_NUM register which is used to disable the bootloader slave address (34h). On POR, this
register is initialized to default value.

26.5.1 – Device Number Register (DEV_NUM)

Bit

7

6

5

4

3

2

1

0

Name

BOOT_DIS

DEV_NUM[6:0]

Reset

0

x

x

x

x

x

x

x

Access

rw

rw

rw

rw

rw

rw

rw

rw

BIT

NAME

DESCRIPTION

7

BOOT_DIS

BOOT DIS flags: Setting this bit to ‘1’ will disable the bootloader slave address
(34h). On POR, this bit is set to ‘0’.

6:0

DEV_NUM

DEV_NUM:
The DEV_NUM[6:0] is configured in the production for indication and tracibility
purpose.



Advertising