Altera CPRI IP Core User Manual

Page 142

Advertising
background image

7–26

Chapter 7: Software Interface

Ethernet Registers

CPRI MegaCore Function

December 2013

Altera Corporation

User Guide

tx_discard

[1]

WO

Indicates that the Ethernet transmitter module should discard the
current Ethernet Tx frame.

1'h0

tx_eop

[0]

WO

Indicates that the next data word to be written to the

ETH_TX_DATA

or

ETH_TX_DATA_WAIT

register contains the end-of-packet byte for

this Tx packet.

1’h0

Table 7–58. ETH_TX_CONTROL—Ethernet Tx Control—Offset: 0x21C (Part 2 of 2)

Field

Bits

Access

Function

Default

Table 7–59. ETH_TX_DATA—Ethernet Tx Data—Offset: 0x220

Field

Bits

Access

Function

Default

tx_data

[31:0] RW

Ethernet Tx frame data. If the

tx_ready

bit of the

ETH_TX_READY

register is zero when

tx_data

is loaded, the Ethernet transmitter

module aborts the packet.

32'h0

Table 7–60. ETH_TX_DATA_WAIT—Ethernet Tx Data with Wait-State Insertion—Offset: 0x224

Field

Bits

Access

Function

Default

tx_data

[31:0] RW

Ethernet Tx frame data. If the Ethernet transmitter module writes
Ethernet data to this register, it waits until data is ready, unless the
CPU times out the operation.

1'h0

Table 7–61. ETH_ADDR_MSB—Ethernet MAC Address MSB—Offset: 0x22C

Field

Bits

Access

Function

Default

RSRV

[31:16]

UR0

Reserved.

16'h0

mac[47:32]

[15:0]

RW

Most significant bits (16 bits) of local Ethernet MAC
address.

16'h0

Table 7–62. ETH_ADDR_LSB—Ethernet MAC Address LSB—Offset: 0x230

Field

Bits

Access

Function

Default

mac[31:0]

[31:0]

RW

Least significant bits (32 bits) of local Ethernet MAC
address.

32'h0

Table 7–63. ETH_HASH_TABLE—Ethernet Multicast Filtering Hash Table—Offset: 0x234

Field

Bits

Access

Function

Default

hash

[31:0]

RW

32-bit hash table for multicast filtering. If the group
address bit of the destination MAC address is set, and
multicast address filtering is enabled, this register
filters the packets to be accepted and discarded, as
follows:

If every bit set in this register is also set in the lower 32
bits of the destination MAC address, the packet is
accepted. Otherwise, the packet is discarded.

32'h0

Advertising