Rainbow Electronics W90P710CDG - Manual (Page 133)

W90P710CD/W90P710CDG
Publication Release Date: September 19, 2006
- 133 - Revision B2
BITS DESCRIPTIONS
[31:25] Reserved -
[24] EnTxBErr
The Enable Transmit Bus Error Interrupt controls the TxBErr
interrupt generation. If TxBErr of MISTA register is set, and both
EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx
interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt
is generated to CPU even the TxBErr of MISTA register is set.
1’b0: TxBErr of MISTA register is masked from Tx interrupt generation.
1’b1: TxBErr of MISTA register can participate in Tx interrupt
generation.
[23] EnTDU
The Enable Transmit Descriptor Unavailable Interrupt controls the
TDU interrupt generation. If TDU of MISTA register is set, and both
EnTDU and EnTXINTR are enabled, the EMC generates the Tx
interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is
generated to CPU even the TDU of MISTA register is set.
1’b0: TDU of MISTA register is masked from Tx interrupt generation.
1’b1: TDU of MISTA register can participate in Tx interrupt generation.
[22] EnLC
The Enable Late Collision Interrupt controls the LC interrupt
generation. If LC of MISTA register is set, and both EnLC and
EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If
EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU
even the LC of MISTA register is set.
1’b0: LC of MISTA register is masked from Tx interrupt generation.
1’b1: LC of MISTA register can participate in Tx interrupt generation.
[21] EnTXABT
The Enable Transmit Abort Interrupt controls the TXABT interrupt
generation. If TXABT of MISTA register is set, and both EnTXABT and
EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If
EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to
CPU even the TXABT of MISTA register is set.
1’b0: TXABT of MISTA register is masked from Tx interrupt generation.
1’b1: TXABT of MISTA register can participate in Tx interrupt
generation.