Rainbow Electronics W90P710CDG - Manual (Page 161)

W90P710CD/W90P710CDG
Publication Release Date: September 19, 2006
- 161 - Revision B2
6.6 GDMA Controller
The W90P710 has a two-channel general DMA controller, called the GDMA. The two-channel GDMA
performs the following data transfers without the CPU intervention:
y
Memory-to-memory (memory to/from memory)
y Memory –to – IO
y IO- to -memory
The on-chip GDMA can be started by the software or external DMA request nXDREQ. Software can also
be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion
of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The W90P710
GDMA controller can increment source or destination address, decrement them as well, and conduct 8-
bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.
The GDMA includes the following features
y
AMBA AHB compliant
y Supports 4-data burst mode to boost performance
y Provides support for external GDMA device
y Demand mode speeds up external GDMA operations
6.6.1 GDMA Functional Description
The GDMA directly transfers data between source and destination. The GDMA starts to transfer data
after it receives service requests from nXDREQ signal or software. When the entire data have been
transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the
GDMA must be programmed again. There are three transfer modes:
Single Mode
Single mode requires a GDMA request for each data transfer. A GDMA request (nXDREQ or
software) causes one byte, one half-word, or one word to transfer if the 4-data burst mode is
disabled, or four times of transfer width is the 4-data burst mode is enabled.
Block Mode
The assertion of a single GDMA request causes all of the data to be transferred in a single
operation. The GDMA transfer is completed when the current transfer count register reaches zero.
Demand Mode
The GDMA continues transferring data until the GDMA request input nXDREQ becomes inactive.