Rainbow Electronics W90P710CDG - Manual (Page 68)

W90P710CD/W90P710CDG
- 68 -
6.3.2.3 SDRAM Interface
M C L K
M C K E
n S C S [1 :0 ]
n S R A S
n S C A S
n S W E
n S D Q M [3 :0 ]
A [2 1 :0 ]
D [3 1 :0 ]
A [1 0 :0 ]
D Q [[3 1 :0 ]
D Q M [3 :0 ]
n W E
n C A S
n R A S
n C S
B S 0
B S 1
C L K
C K E
W 9 0 P 7 1 0
A 1 3
A 1 4
A [1 0 :0 ]
n S C S 0
S D R A M
6 4 M b 5 1 2 K x 4 x 3 2
n S D Q M [3 :0 ]
Fig 6.3.1 SDRAM Interface
6.3.3 EBI Control Registers Map
REGISTER ADDRESS R/W DESCRIPTION RESET VALUE
EBICON 0xFFF0_1000 R/W EBI control register 0x0001_0000
ROMCON 0xFFF0_1004 R/W ROM/FLASH control register 0x0000_0XFC
SDCONF0 0xFFF0_1008 R/W SDRAM bank 0 configuration register 0x0000_0800
SDCONF1 0xFFF0_100C R/W SDRAM bank 1 configuration register 0x0000_0800
SDTIME0 0xFFF0_1010 R/W SDRAM bank 0 timing control register 0x0000_0000
SDTIME1 0xFFF0_1014 R/W SDRAM bank 1 timing control register 0x0000_0000
EXT0CON 0xFFF0_1018 R/W External I/O 0 control register 0x0000_0000
EXT1CON 0xFFF0_101C R/W External I/O 1 control register 0x0000_0000
EXT2CON 0xFFF0_1020 R/W External I/O 2 control register 0x0000_0000
EXT3CON 0xFFF0_1024 R/W External I/O 3 control register 0x0000_0000
CKSKEW 0xFFF0_1F00 R/W Clock skew control register (for testing) 0xXXXX_0038