ARM Cortex R4F - Manual (Page 233)

Level One Memory System
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-37
ID013010 Non-Confidential, Unrestricted Access
generates an event. See Table 6-1 on page 6-2 to see which events are CFLR-related. For
correctable cache errors, the CLFR does not record whether the error occurred in the data RAM
or tag/dirty RAM. This distinction is only made by the events.