3 cp14 c0, debug rom address register, 4 cp14 c0, debug self address offset register, Table 11-8 – ARM Cortex R4F User Manual

Page 281: Debug rom address register functions -12, Figure 11-3, Debug rom address register format -12

Advertising
background image

Debug

ARM DDI 0363E

Copyright © 2009 ARM Limited. All rights reserved.

11-12

ID013010

Non-Confidential, Unrestricted Access

To use the Debug ID Register, read CP14 c0 with:

MRC p14, 0, <Rd>, c0, c0, 0 ; Read Debug ID Register

11.4.3

CP14 c0, Debug ROM Address Register

The Debug ROM Address Register is a read-only register that returns a 32-bit Debug ROM
Address Register value. This is the address that indicates where in memory a debug monitor can
locate the debug bus ROM specified by the CoreSight

multiprocessor trace and debug

architecture. This ROM holds information about all the components in the debug bus. You can
configure the address read in this register during integration using the
DBGROMADDR[31:12] and DBGROMADDRV inputs. DBGROMADDRV must be tied
off to 1 if DBGROMADDR[31:12] is tied off to a valid value.

The Debug ROM Address Register is:

in CP14 c0, sub-register c1

a 32 bit read-only register

accessible in User and Privileged modes.

Figure 11-3 shows the bit arrangement of the Debug ROM address register.

Figure 11-3 Debug ROM Address Register format

Table 11-8 shows how the bit values correspond with the Debug ROM Address Register
functions.

To use the Debug ROM Address Register, read CP14 c0 with:

MRC p14, 0, <Rd>, c1, c0, 0 ; Read Debug ROM Address Register

11.4.4

CP14 c0, Debug Self Address Offset Register

The Debug Self Address Offset Register is a read-only register that returns a 32-bit offset value
from the Debug ROM Address Register to the address of the processor debug registers. You can
configure the address read in this register during integration using the
DBGSELFADDR[31:12] and DBGSELFADDRV inputs. DBGSELFADDRV must be tied
off to 1 if DBGSELFADDR[31:12] is tied off to a valid value.

Debug bus ROM physical address

Reserved

Valid bits

31

12 11

2 1 0

Table 11-8 Debug ROM Address Register functions

Bits

Field

Function

[31:12]

Debug bus
ROM address.

Indicates bits [31:12] of the debug bus ROM address.

[11: 2]

Reserved

SBZ.

[1:0]

Valid bits

Indicates that the ROM address is valid.
Reads b11 if DBGROMADDRV is set to 1, otherwise reads b00. DBGROMADDRV must
be set to 1 if DBGROMADDR[31:12] is set to a valid value.

Advertising
This manual is related to the following products: