Altera Cyclone II DSP Development Board User Manual

Page 92

Advertising
background image

C–6

Reference Manual

Altera Corporation

Cyclone II DSP Development Board

August 2006

Introduction

AUDIO_CLK

AB3

AE9

DIMM_DQ19

AUDIO_CSN

AC25

AF10

DIMM_DQ22

AUDIO_DIN

J21

AF11

1.8V

AUDIO_DOUT

B13

AF12

GND

AUDIO_LRCIN

W4

AF13

DIMM_A_R15

AUDIO_LRCOUT

AB2

AF14

DIMM_SYNC_CLK

AUDIO_MODE

AA2

AF15

GND

AUDIO_SCLK

R4

AF16

1.8V

AUDIO_SDIN

AD2

AF17

DIMM_DQ3

CLKIN_BOT

N25

AF18

DIMM_DQ6

CLKIN_TOP

N2

AF19

DIMM_DQS0

DAC_A_D0

AB1

AF2

GND

DAC_A_D1

AA1

AF20

DIMM_SDA

DAC_A_D10

P3

AF21

DIMM_ODT_R0

DAC_A_D11

U7

AF22

DIMM_CSN_R0

DAC_A_D12

R5

AF23

DIMM_BA_R1

DAC_A_D13

P6

AF24

1.8V

DAC_A_D2

AE3

AF25

GND

DAC_A_D3

AD3

AF3

1.8V

DAC_A_D4

U3

AF4

USER_DIPSW4

DAC_A_D5

T2

AF5

DIMM_A_R4

DAC_A_D6

Y4

AF6

DIMM_DQ30

DAC_A_D7

AA5

AF7

DIMM_A_R13

DAC_A_D8

V5

AF8

GND

DAC_A_D9

V6

AF9

DIMM_DQ23

DAC_B_D0

M4

B1

GND

DAC_B_D1

M5

B10

DIMM_DQ40

DAC_B_D10

W25

B11

DIMM_DQ52

DAC_B_D11

W26

B12

ADC_A_D6

DAC_B_D12

V25

B13

AUDIO_DOUT

DAC_B_D13

T25

B14

DIMM_DQS6

DAC_B_D2

U20

B15

DIMM_DQ54

Table C–1. Cyclone II EP2C70F672-C6ES FPGA Pin-Outs (Part 6 of 22)

Note (1)

Alphabetical by Signal Name

Alphabetical by Pin Number

Schematic Signal Name

Pin Number

Pin Number

Schematic Signal Name

Advertising