Altera Cyclone II DSP Development Board User Manual

Page 94

Advertising
background image

C–8

Reference Manual

Altera Corporation

Cyclone II DSP Development Board

August 2006

Introduction

DIMM_A_R3

Y10

C21

USER_DIPSW2

DIMM_A_R4

AF5

C22

ADC_A_D12

DIMM_A_R5

AD7

C23

USER_DIPSW3

DIMM_A_R6

AC6

C24

EVM_A18

DIMM_A_R7

AB8

C25

EVM_A16

DIMM_A_R8

AD5

C26

3.3V

DIMM_A_R9

AE11

C3

PROTO_IO40

DIMM_BA_R0

Y18

C4

DIMM_DQ65

DIMM_BA_R1

AF23

C5

ADC_A_D0

DIMM_BA_R2

AB15

C6

ADC_A_D1

DIMM_CASN_R

AC22

C7

DIMM_DQ71

DIMM_CK_N0

AD19

C8

DIMM_DQ34

DIMM_CK_N1

AD21

C9

DIMM_DQ39

DIMM_CK_N2

AA20

D1

PROTO_IO14

DIMM_CK_P0

AC21

D10

DIMM_DQ44

DIMM_CK_P1

AB20

D11

VREF

DIMM_CK_P2

AD22

D12

DIMM_DQ46

DIMM_CKE_R0

AE21

D13

ADC_A_D7

DIMM_CKE_R1

AC19

D14

DIMM_DQ49

DIMM_CSN_R0

AF22

D15

ADC_A_OVR

DIMM_CSN_R1

AB18

D16

VREF

DIMM_DM0

AC15

D17

ADC_B_D1

DIMM_DM1

AA12

D18

ADC_B_D2

DIMM_DM2

AC9

D19

ADC_B_SEN

DIMM_DM3

AD8

D2

PROTO_IO29

DIMM_DM4

D6

D20

ADC_B_D13

DIMM_DM5

B9

D21

ADC_B_D12

DIMM_DM6

G12

D22

1.8V

DIMM_DM7

C16

D23

EVM_A14

DIMM_DM8

A4

D24

GND

DIMM_DQ0

AA16

D25

EVM_A12

DIMM_DQ1

AC17

D26

EVM_A10

Table C–1. Cyclone II EP2C70F672-C6ES FPGA Pin-Outs (Part 8 of 22)

Note (1)

Alphabetical by Signal Name

Alphabetical by Pin Number

Schematic Signal Name

Pin Number

Pin Number

Schematic Signal Name

Advertising