3 system management mode programming and configu, 1 register status during smm, Table 71. cr0 bits cleared upon entering smm – Intel 386 User Manual

3 system management mode programming and configu, 1 register status during smm, Table 71. cr0 bits cleared upon entering smm | Intel 386 User Manual | Page 162 / 691