Table 54. example pin configuration registers – Intel 386 User Manual

Page 103

Advertising
background image

Intel386™ EX EMBEDDED MICROPROCESSOR USER’S MANUAL

5-30

Table 5-4. Example Pin Configuration Registers

Bit #

P1CFG

Value

Bit #

P2CFG

Value

Bit #

P3CFG

Value

7

0 = P1.7

0

7

0 = P2.7

0

7

0 = P3.7

0

1 = HLDA

1 = CTS0#

1 = COMCLK

6

0 = P1.6

0

6

0 = P2.6

1

6

0 = P3.6

0

1 = HOLD

1 = TXD0

1 = PWRDOWN

5

0 = P1.5

0

5

0 = P2.5

1

5

0 = P3.5

0

1 = LOCK#

1 = RXD0

1 = INT3

4

0 = P1.4

0

4

0 = P2.4

1

4

0 = P3.4

0

1 = RIO#

1 = CS4#

1 = INT2

3

0 = P1.3

0

3

0 = P2.3

1

3

0 = P3.3

1

1 = DSR0#

1 = CS3#

1 = INT1

2

0 = P1.2

0

2

0 = P2.2

1

2

0 = P3.2

1

1 = DTR0#

1 = CS2#

1 = INT0

1

0 = P1.1

0

1

0 = P2.1

1

1

0 = P3.1

0

1 = RTS0#

1 = CS1#

1 = mux

0

0 = P1.0

0

0

0 = P2.0

0

0

0 = P3.0

0

1 = DCD0#

1 = CS0#

1 = mux

Bit #

PINCFG

Value

Pins w/o Muxes

X

Pins w/o Muxes

X

7

Reserved

R

DRQ0

X

TMRCLK0

6

0 = CS6#

0

DCD1#

INT4

X

1 = REFRESH#

DRQ1

TMRGATE0

5

0 = Coprocessor Sigs.

1

0

RXD1

X

INT5

X

1 = TMR2 Signals

2

DSR1#

TMRCLK1

4

0 = DACK0#

1

STXCLK

X

INT6

X

1 = CS5#

RI1#

TMRGATE1

3

0 = EOP#

1

SSIORX

X

INT7

X

1 = CTS1#

2

0 = DACK1#

1

1 = TXD1

NOTES:

1

0 = SRXCLK

1

1

PEREQ, BUSY#, ERROR#

1 = DTR1#

2

TMROUT2, TMRCLK2, TMRGATE2

0

0 = SSIOTX

1

1 = RTS1#

Advertising