Texas Instruments TMS320TCI648x User Manual

Page 105

Advertising
background image

www.ti.com

SRIO Registers

Table 40. Serial RapidIO (SRIO) Registers (continued)

Offset

Acronym

Register Description

Section

0504h

QUEUE1_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 1

Section 5.41

0508h

QUEUE2_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 2

Section 5.41

050Ch

QUEUE3_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 3

Section 5.41

0510h

QUEUE4_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 4

Section 5.41

0514h

QUEUE5_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 5

Section 5.41

0518h

QUEUE6_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 6

Section 5.41

051Ch

QUEUE7_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 7

Section 5.41

0520h

QUEUE8_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 8

Section 5.41

0524h

QUEUE9_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 9

Section 5.41

0528h

QUEUE10_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 10

Section 5.41

052Ch

QUEUE11_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 11

Section 5.41

0530h

QUEUE12_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 12

Section 5.41

0534h

QUEUE13_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 13

Section 5.41

0538h

QUEUE14_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 14

Section 5.41

053Ch

QUEUE15_TXDMA_HDP

Queue Transmit DMA Head Descriptor Pointer Register 15

Section 5.41

0580h

QUEUE0_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 0

Section 5.42

0584h

QUEUE1_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 1

Section 5.42

0588h

QUEUE2_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 2

Section 5.42

058Ch

QUEUE3_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 3

Section 5.42

0590h

QUEUE4_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 4

Section 5.42

0594h

QUEUE5_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 5

Section 5.42

0598h

QUEUE6_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 6

Section 5.42

059Ch

QUEUE7_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 7

Section 5.42

05A0h

QUEUE8_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 8

Section 5.42

05A4h

QUEUE9_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 9

Section 5.42

05A8h

QUEUE10_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 10

Section 5.42

05ACh

QUEUE11_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 11

Section 5.42

05B0h

QUEUE12_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 12

Section 5.42

05B4h

QUEUE13_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 13

Section 5.42

05B8h

QUEUE14_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 14

Section 5.42

05BCh

QUEUE15_TXDMA_CP

Queue Transmit DMA Completion Pointer Register 15

Section 5.42

0600h

QUEUE0_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 0

Section 5.43

0604h

QUEUE1_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 1

Section 5.43

0608h

QUEUE2_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 2

Section 5.43

060Ch

QUEUE3_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 3

Section 5.43

0610h

QUEUE4_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 4

Section 5.43

0614h

QUEUE5_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 5

Section 5.43

0618h

QUEUE6_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 6

Section 5.43

061Ch

QUEUE7_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 7

Section 5.43

0620h

QUEUE8_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 8

Section 5.43

0624h

QUEUE9_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 9

Section 5.43

0628h

QUEUE10_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 10

Section 5.43

062Ch

QUEUE11_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 11

Section 5.43

0630h

QUEUE12_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 12

Section 5.43

0634h

QUEUE13_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 13

Section 5.43

0638h

QUEUE14_RXDMA_HDP

Queue Receive DMA Head Descriptor Pointer Register 14

Section 5.43

SPRUE13A – September 2006

Serial RapidIO (SRIO)

105

Submit Documentation Feedback

Advertising