Table 14-27 – ARM Cortex R4F User Manual
Page 397
Cycle Timings and Interlock Behavior
ARM DDI 0363E
Copyright © 2009 ARM Limited. All rights reserved.
14-33
ID013010
Non-Confidential, Unrestricted Access
14.22 Floating-point double-precision data processing instructions
This section describes the cycle timing behavior for all double-precision VFP
CDP
instructions.
This includes arithmetic instructions such as
VMUL.F64
, data and immediate moving instructions
such as
“VMOV.F64 <Dd>, #<imm>
”,
VABS.F64
,
VNEG.F64
, and
“VMOV <Dd>, <Dm>”
, and comparison
instructions and conversion instructions.
Table 14-27 shows the floating-point double-precision data processing instructions cycle timing
behavior
Table 14-27 Floating-point double-precision data processing instructions cycle timing
behavior
Example instruction
Cycles
Early Reg
Result latency
VMLA.F64 <Dd>, <Dn>, <Dm>
a
a. Also
VMLS.F64
,
VNMLS.F64
, and
VNMLA.F64
.
13
<Dn>
,
<Dm>
19
VADD.F64 <Dd>, <Dn>, <Dm>
b
b. Also
VSUB.F64
,
VMUL.F64
, and
VNMUL.F64
.
3
<Dn>
,
<Dm>
9
VDIV.F64 <Dd>, <Dn>, <Dm>
3
<Dn>
,
<Dm>
96
VSQRT.F64 <Dd>, <Dm>
3
<Dm>
96
VMOV.F64 <Dd>, #<imm>
1
-
1
VMOV.F64 <Dd>, <Dm>
c
c. Also
VABS.F64
and
VNEG.F64
.
1
-
1
VCMP.F64 <Dd>, <Dm>
d
d. Also
VCMPE.F64
.
2
<Dd>
,
<Dm>
-
VCMPE.F64 <Dd>, #0.0
2
<Dm>
-
VCVT.F64.U32 <Dd>, <Sm>
e
e. Also
VCVT.F64.S32
.
3
<Dm>
7
VCVT.F64.U32 <Dd>, <Dd>, #<fbits>
f
f. Also
VCVT.F64.U16
,
VCVT.F64.S32
, and
VCVT.F64.S16
.
3
<Dd>
7
VCVTR.U32.F64 <Sd>, <Dm>
g
g. Also
VCVT.U32.F64
,
VCVTR.S32.F64
, and
VCVT.S32.F64
.
3
<Dm>
7
VCVT.U32.F64 <Dd>, <Dd>, #<fbits>
h
h. Also
VCVT.U16.F64
,
VCVT.S32.F64
, and
VCVT.S16.F64
.
3
<Dd>
7
VCVT.F32.F64 <Sd>, <Dn>
3
<Dm>
7