Timer 0 lsb (tl0), Timer 1 lsb (tl1), Timer 0 msb (th0) – Maxim Integrated High-Speed Microcontroller Users Guide: Network Microcontroller Supplement User Manual

Page 30: Timer 1 msb (th1)

Advertising
background image

High-Speed Microcontroller User’s

Guide: Network Microcontroller

Supplement

30

Timer 0 LSB (TL0)

Timer 1 LSB (TL1)

Timer 0 MSB (TH0)

Timer 1 MSB (TH1)

TL0.7–0
Bits 7–0

Timer 0 LSB. This register contains the least significant byte of timer 0.

TL1.7–0
Bits 7–0

Timer 1 LSB. This register contains the least significant byte of timer 1.

TH0.7–0
Bits 7–0

Timer 0 MSB. This register contains the most significant byte of timer 0.

TH1.7–0
Bits 7–0

Timer 1 MSB. This register contains the most significant byte of timer 1.

7

6

5

4

3

2

1

0

SFR 8Ah

TL0.7

TL0.6

TL0.5

TL0.4

TL0.3

TL0.2

TL0.1

TL0.0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

R = Unrestricted read, W = Unrestricted write, -n = Value after reset

7

6

5

4

3

2

1

0

SFR 8Bh

TL1.7

TL1.6

TL1.5

TL1.4

TL1.3

TL1.2

TL1.1

TL1.0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

R = Unrestricted read, W = Unrestricted write, -n = Value after reset

7

6

5

4

3

2

1

0

SFR 8Ch

TH0.7

TH0.6

TH0.5

TH0.4

TH0.3

TH0.2

TH0.1

TH0.0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

R = Unrestricted read, W = Unrestricted write, -n = Value after reset

7

6

5

4

3

2

1

0

SFR 8Dh

TH1.7

TH1.6

TH1.5

TH1.4

TH1.3

TH1.2

TH1.1

TH1.0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

RW-0

R = Unrestricted read, W = Unrestricted write, -n = Value after reset

Maxim Integrated

Advertising