LSI 53C875A - Manual (Page 110)

4-18 Registers
Register: 0x47
Data
Read Only
DATA Data [7:0]
This register provides an optional mechanism for the
function to report state-dependent operating data. The
LSI53C875A does not use this register and always
returns 0x00.
4.2 SCSI Registers
The control registers for the SCSI core are directly accessible from the
PCI bus using Memory or I/O mapping. The address map of the SCSI
registers is shown in
Table 4.2 .
Note: The only registers that the host CPU can access while the
LSI53C875A is executing SCRIPTS are the
Interrupt Status
Zero (ISTAT0) , Interrupt Status One (ISTAT1) and
Mailbox Zero (MBOX0) , Mailbox One (MBOX1) registers;
attempts to access other registers interfere with the
operation of the chip. However, all operating registers are
accessible with SCRIPTS. All read data is synchronized
and stable when presented to the PCI bus.
7 0
DATA
0 0 0 0 0 0 0 0