2 initiator timing, Initiator timing, Nonburst opcode fetch, 32-bit address and data – LSI 53C875A User Manual
Page 257: Initiator, Timing
Advertising
PCI and External Memory Interface Timing Diagrams
6-19
6.4.2 Initiator Timing
The tables and figures in this section describe LSI53C875A initiator
timings.
Table 6.21
Nonburst Opcode Fetch, 32-Bit Address and Data
Symbol
Parameter
Min
Max
Unit
t
1
Shared signal input setup time
7
–
ns
t
2
Shared signal input hold time
0
–
ns
t
3
CLK to shared signal output valid
2
11
ns
t
4
Side signal input setup time
10
–
ns
t
5
Side signal input hold time
0
–
ns
t
6
CLK to side signal output valid
2
12
ns
t
7
CLK HIGH to GPIO0_FETCH/ LOW
–
20
ns
t
8
CLK HIGH to GPIO0_FETCH/ HIGH
–
20
ns
t
9
CLK HIGh to GPIO1_MASTER/ LOW
–
20
ns
t
10
CLK HIGH to GPIO1_MASTER/ HIGH
–
20
ns
Advertising