Tbr, timer_b register – Texas Instruments MSP430x4xx User Manual
Page 254
Advertising
Timer_B Registers
13-22
Timer_B
Unused
Bit 3
Unused
TBCLR
Bit 2
Timer_B clear. Setting this bit resets TBR, the TBCLK divider, and the count
direction. The TBCLR bit is automatically reset and is always read as zero.
TBIE
Bit 1
Timer_B interrupt enable. This bit enables the TBIFG interrupt request.
0
Interrupt disabled
1
Interrupt enabled
TBIFG
Bit 0
Timer_B interrupt flag.
0
No interrupt pending
1
Interrupt pending
TBR, Timer_B Register
15
14
13
12
11
10
9
8
TBRx
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
7
6
5
4
3
2
1
0
TBRx
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
rw−(0)
TBRx
Bits
15-0
Timer_B register. The TBR register is the count of Timer_B.
Advertising