Table 9-23 – Xilinx 1000BASE-X User Manual

Page 140

Advertising
background image

140

www.xilinx.com

Ethernet 1000BASE-X PCS/PMA or SGMII v9.1

UG155 March 24, 2008

Chapter 9: Configuration and Status

R

Register 5: SGMII Auto-Negotiation Link Partner Ability

The Auto-Negotiation Ability Base Register (Register 5) contains information related to the
status of the link between the PHY and its physical link partner across the Medium.

MDIO Register 5: SGMII Auto-Negotiation Link Partner Ability

Table 9-23:

SGMII Auto-Negotiation Link Partner Ability Base (Register 5)

Bit(s)

Name

Description

Attributes

Default

Value

5.15

PHY Link
Status

This refers to the link status of the PHY with its
link partner across the Medium.

1 = Link Up

0 = Link Down

read only

1

5.14

Acknowle
dge

Used by Auto-Negotiation function to indicate
reception of a link partner’s base or next page

read only

0

5.13

Reserved

Always returns ‘0,’ writes ignored

returns 0

0

5.12

Duplex
Mode

1= Full Duplex

0 = Half Duplex

read only

0

5.11:10

Speed

11 = Reserved

10 = 1 Gbps

01 = 100 Mbps

00 = 10 Mbps

read only

00

5.9:1

Reserved

Always return 0s

returns 0s

000000000

5:0

Reserved

Always returns ‘1’

returns 1

1

PHY LINK ST

A

TUS

A

CKNO

WLEDGE

RESER

VED

RESER

VED

15 14 13 12 11

0

Reg 5

DUPLEX MODE

9

1

10

SPEED

RESER

VED

Advertising