Digital input configuration – Rockwell Automation 20D PowerFlex 700S AC Drives with Phase II Control Reference Manual User Manual

Page 38

Advertising
background image

38

Rockwell Automation Publication PFLEX-RM003E-EN-E - January 2011

Chapter 1 Detailed Drive Operation

Digital Input Configuration

Parameter 825…830 [Dig In

x Sel] can be set to the following values:

Values 34 “UserGen Sel0”…37 “UserGen Sel3” send Binary Coded Decimal
(BCD) data to Par 1022 [Sel Switch Ctrl] as follows:

In addition, the Digital inputs can be used for other functions by using parameter
824 [Local I/O Status] and the Bit Swap and Selector Switch User Functions.
Refer to page

197

for an example of how to use the Bit Swap function and to page

203

for an example of how to use the Selector Switches user function.

Parameter 823 [DigIn Debounce] sets the filtering for each Digital Input.

0

“Not Used”

14

“Normal Stop”

28

“PI Trim Rst”

1

“Enable”

15

“Spd Ref Sel0”

29

“Trend Trig”

2

“Clear Faults”

16

“Spd Ref Sel1”

30

“PreCharge En”

3

“Ext Fault”

17

“Spd Ref Sel2”

31

(1)

(1) Option 31 is “Regis 1 Ltch” for Digital Input 1, “Regis 2 Ltch” for Digital Input 2 and “Reserved” for all other

Digital Inputs.

4

“Norm Stop-CF”

18

“CurLim Stop”

32

“+Hrd OvrTrvl”

5

“Start”

19

“Coast Stop”

33

“-Hrd OvrTrvl”

6

“Reverse”

20

“AccelDecel2”

34

“UserGen Sel0”

7

“Run”

21

“Indx Step”

35

“UserGen Sel1”

8

“Reserved”

22

“Indx StpRev”

36

“UserGen Sel2”

9

“Reserved”

23

“MOP Inc”

37

“UserGen Sel3”

10

“Jog 1”

24

“MOP Dec”

38

“ExtFault Inv”

11

“Reserved”

25

“MOP Reset”

39

“Home Switch”

12

“Reserved”

26

“PI Trim En”

41

“Find Home”

13

“Jog 2”

27

“PI Trim Hold”

42

“Return Home”

Selection

Sends Input to this bit in Par 1022

34 “UserGen Sel0” Bit 1 “Sel Switch 00”

35 “UserGen Sel1” Bit 2 “Sel Switch 01”

36 “UserGen Sel2” Bit 3 “Sel Switch 02”

37 “UserGen Sel3” Bit 4 “Sel Switch 03”

Options

Reserved

D

I6 8.0ms

D

I6 4.0ms

D

I6 2.0ms

D

I6 1.0ms

D

I6 0.5ms

D

I5 8.0ms

D

I5 4.0ms

D

I5 2.0ms

D

I5 1.0ms

D

I5 0.5ms

D

I4 8.0ms

D

I4 4.0ms

D

I4 2.0ms

D

I4 1.0ms

D

I4 0.5ms

D

I3 8.0ms

D

I3 4.0ms

D

I3 2.0ms

D

I3 1.0ms

D

I3 0.5ms

D

I2 8.0ms

D

I2 4.0ms

D

I2 2.0ms

D

I2 1.0ms

D

I2 0.5ms

D

I1 8.0ms

D

I1 4.0ms

D

I1 2.0ms

D

I1 1.0ms

D

I1 0.5ms

Reserved

Default

0

1

0

0

0

0

1

0

0

0

0

1

0

0

0

0

1

0

0

0

0

1

0

0

0

0

1

0

0

0

0

0

Bit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9

8

7

6

5

4

3

2

1

0

0 = False
1 = True

Advertising