FIGURES
Slave Controller
– IP Core for Altera FPGAs
III-XI
Figure 61: LatchSignal timing .............................................................................................................. 122
Figure 62: SyncSignal timing ............................................................................................................... 122
Figure 63: I²C EEPROM signals .......................................................................................................... 123
