BECKHOFF EtherCAT IP Core for Altera FPGAs v3.0.10 User Manual
Page 140
Advertising
![background image](/files/774901/content/doc140.png)
Synthesis Constraints
III-128
Slave Controller
– IP Core for Altera FPGAs
set_false_path -from [get_clocks {DIGI_CLK}] -to [get_clocks
{PLL_INST|altpll_component|auto_generated|pll1|clk[0]}]
set_false_path -from [get_clocks {DIGI_CLK}] -to [get_clocks
{PLL_INST|altpll_component|auto_generated|pll1|clk[1]}]
Advertising