2 buffer manager drop level register (bm_drop_lvl), Buffer manager drop level register (bm_drop_lvl), Section 14.5.4.2 – SMSC LAN9312 User Manual

Page 412: Datasheet

Advertising
background image

High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

Revision 1.4 (08-19-08)

412

SMSC LAN9312

DATASHEET

14.5.4.2

Buffer Manager Drop Level Register (BM_DROP_LVL)

This register configures the overall buffer usage limits.

Register #:

1C01h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31:16

RESERVED

RO

-

15:8

Drop Level Low
These bits specify the buffer limit that can be used per ingress port during
times when 2 or 3 ports are active.

Each buffer is 128 bytes.

Note:

A port is “active” when 36 buffers are in use for that port.

R/W

49h

7:0

Drop Level High
These bits specify the buffer limit that can be used per ingress port during
times when 1 port is active.

Each buffer is 128 bytes.

Note:

A port is “active” when 36 buffers are in use for that port.

R/W

64h

Advertising