SMSC LAN9312 - Manual (Page 83)

High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312 83 Revision 1.4 (08-19-08)
DATASHEET
7.2 Port 1 & 2 PHYs
Functionally, each PHY can be divided into the following sections:
„ 100BASE-TX Transmit and 100BASE-TX Receive
„ 10BASE-T Transmit and 10BASE-T Receive
„ PHY Auto-negotiation
„ HP Auto-MDIX
„ MII MAC Interface
„ PHY Management Control
Note 7.1 Because the Port 1 PHY and Port 2 PHY are functionally identical, this section will describe
them as the “Port x PHY”, or simply “PHY”. Wherever a lowercase “x” has been appended
to a port or signal name, it can be replaced with “1” or “2” to indicate the Port 1 or Port 2
PHY respectively. All references to “PHY” in this section can be used interchangeably for
both the Port 1 & 2 PHYs. This nomenclature excludes the Virtual PHY.
A block diagram of the Port x PHYs main components can be seen in Figure 7.1 .
Figure 7.1 Port x PHY Block Diagram
HP Auto-MDIX
TXPx/TXNx
RXPx/RXNx
To External
Port x Ethernet Pins
10/100
Transmitter
10/100
Reciever
MII
MAC
Interface
MII
MDIO
Auto-
Negotiation
To Port x
Switch Fabric MAC
To Host MAC
LEDs PLL
PHY Management
Control
Registers
From
System Clocks Controller To GPIO/LED
Controller
Interrupts
To System
Interrupt Controller