Uart interrupt clear register – Samsung S3F401F User Manual

Page 270

Advertising
background image

UART

S3F401F_UM_REV1.00

12-32

UART Interrupt Clear Register

UARTICR (0x044)

Access: Write Only

31 30 29 28 27 26 25 24

W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0

23 22 21 20 19 18 17 16

W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0

15 14 13 12 11 10 9 8

BEIC

PEIC

W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0

7 6 5 4 3 2 1 0

FEIC

RTIC

TXIC

RXIC

W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0

W: Write

R: Read

-0: 0 After reset

-1: 1 After reset

-U: Undefined after reset

RXIC

Receive interrupt clear

0: No effect

1: Clears the UARTRXINTR interrupt

TXIC

Transmit interrupt clear

0: No effect
1: Clears the UARTTXINTR interrupt

RTIC

Receive timeout interrupt clear

0: No effect
1: Clears the UARTRTINTR interrupt

FEIC

Framing error interrupt clear.

0: No effect

1: Clears the UARTFEINTR interrupt

PEIC

Parity error interrupt clear.

0: No effect

1: Clears the UARTPEINTR interrupt

BEIC

Break error interrupt clear.

0: No effect

1: Clears the UARTBEINTR interrupt

OEIC

Overrun error interrupt clear.

0: No effect

1: Clears the UARTOEINTR interrupt

Advertising