Samsung S3F401F User Manual

Page 77

Advertising
background image

S3F401F_UM_REV1.00

INTERNAL FLASH ROM

5-17

Flash Memory Control Register (Continued)

FMUCON (0x00C)

Access: Read/Write

USTRSTPT Operation(note) Start Bit

0 = Stop

1 = Start

Count Clock Enable Bit

0 = Disable

UOSCEN

1 = Enable

INTERLEAVE

Flash Memory Operation Mode Bit

0 = Not interleave mode

1 = Interleave mode

Note: Interleave mode must be used for above 45MHz.

The FMUCON can determine the program / erase operation. In user program mode, the Flash Memory
Controller can support normal program, option program, sector erase and chip erase. Among operating
modes, only one operating mode can be selected.

NOTE

S3F401F supports the following program type-Chip Erase, Sector Erase, Normal Program and Option
Program. Each command is UCERSR, USERSR, UPGMR and UOPGMR bit.

Important Note

UOSCEN must be enabled before starting erase/program operation.(Refer to the flow-chart)

Advertising