Altera Arria V Avalon-ST User Manual

Page 69

Advertising
background image

appropriate completion status value for non-posted requests. Refer to Error Handling for information on

errors that are automatically detected and handled by the Hard IP.
For a description of the completion rules, the completion header format, and completion status field

values, refer to Section 2.2.9 of the PCI Express Base Specification.

Table 4-11: Completion Signals for the Avalon-ST Interface

Signal

Directi

on

Description

cpl_err[6:0]

Input Completion error. This signal reports completion errors to the

Configuration Space. When an error occurs, the appropriate signal is

asserted for one cycle.

cpl_err[0]

: Completion timeout error with recovery. This signal

should be asserted when a master-like interface has performed a

non-posted request that never receives a corresponding

completion transaction after the 50 ms timeout period when the

error is correctable. The Hard IP automatically generates an

advisory error message that is sent to the Root Complex.

cpl_err[1]

: Completion timeout error without recovery. This

signal should be asserted when a master-like interface has

performed a non-posted request that never receives a

corresponding completion transaction after the 50 ms time-out

period when the error is not correctable. The Hard IP automati‐

cally generates a non-advisory error message that is sent to the

Root Complex.

cpl_err[2]

: Completer abort error. The Application Layer asserts

this signal to respond to a non-posted request with a Completer

Abort (CA) completion. The Application Layer generates and

sends a completion packet with Completer Abort (CA) status to

the requestor and then asserts this error signal to the Hard IP. The

Hard IP automatically sets the error status bits in the Configura‐

tion Space register and sends error messages in accordance with

the PCI Express Base Specification.

cpl_err[3]

: Unexpected completion error. This signal must be

asserted when an Application Layer master block detects an

unexpected completion transaction. Many cases of unexpected

completions are detected and reported internally by the Transac‐

tion Layer. For a list of these cases, refer to Transaction Layer

Errors.

4-32

Completion Side Band Signals

2014.12.15

Altera Corporation

Interfaces and Signal Descriptions

Send Feedback

Advertising
This manual is related to the following products: