Io_smart_recompile, One_fit_attempt[=on|off, Optimize_io_register_for_timing[=on|off – Altera Quartus II Scripting User Manual

Page 63: Part=<device part, Io_smart_recompile –37

Advertising
background image

Chapter 2: Command-line Executables

2–37

quartus_fit

© July 2013

Altera Corporation

Quartus II Scripting Reference Manual

--io_smart_recompile

Option to recompile the design for changed I/O assignments without repeating the entire Fitter flow.
Analysis & Synthesis (quartus_map) must be run successfully before you use this option. You can
recompile only with I/O assignment changes.

This option allows you to recompile the design quickly because only I/O changes and legality checks are
run to determine if the new I/O assignments are compatible with the current post-fitting netlist.

--one_fit_attempt[=on|off]

Option to perform only one fitting attempt, giving a no fit if that attempt fails. When this option is turned
off, the Fitter may perform additional attempts.

--optimize_io_register_for_timing[=on|off]

Option to optimize I/O register placement for timing. This option is used for timing-driven compilation.

--pack_register=<off|normal|minimize_area|minimize_area_with_chains|auto>

Option to implement register packing for appropriate pairs of registers and logic functions.

The following table describes register packing values:

The following table displays the device families that support the various values:

--part=<device part>

Option to use the specified device.

Value

Description

off

The Fitter does not attempt to place a pair of logic functions in a single logic cell.

normal

The Fitter places both a combinational and a sequential operation in a logic cell when
it is expected that the placement will not affect performance.

minimize area

The Fitter aggessively combines unrelated sequential and combinational functions
into a single logic cell to reduce the logic element count, even at the expense of
performance.

minimize area with chains

The Fitter aggressively combines sequential and combinational functions that are part
of arithmetic or register cascade chains, or that can be converted to register cascade
chains.

auto

The Fitter automatically chooses the best method to fit the design.

Value

Device Family

off

All

normal

All

minimize_area

All

minimize_area_with_chains

Cyclone, Cyclone II, Stratix, Stratix II

auto

Cyclone II, Stratix II

Advertising