Motorola MVME172 User Manual

Page 346

Advertising
background image

Index

IN-6

Computer Group Literature Center Web Site

I

N
D

E
X

local bus

accesses

1-47

address counter, DMAC

2-60

address range

2-39

base address, GCSR

2-101

interrupt filters

2-99

interrupter

2-12

interrupter summary

2-76

interrupter, how to set up

B-2

interrupter, programming

2-75

interrupter, VMEchip2

2-18

map decoder registers

2-38

master

2-9

,

2-10

memory map

1-9

memory map, 200/300-Series

1-10

memory map, 400/500-Series

1-12

reset

2-107

slave

2-4

time-out

1-48

time-out value

2-67

timer

2-18

Local Bus Interrupter

Status Register (bits 16-23)

2-79

Status Register (bits 24-31)

2-78

Local Bus Slave (VMEbus Master)

Address Translation Address Register 4

2-42

Address Translation Select Register 4

2-42

Attribute Register 1

2-46

Attribute Register 2

2-45

Attribute Register 3

2-44

Attribute Register 4

2-43

Ending Address Register 1

2-39

Ending Address Register 2

2-40

Ending Address Register 3

2-41

Ending Address Register 4

2-41

Starting Address Register 1

2-40

Starting Address Register 2

2-40

Starting Address Register 3

2-41

Starting Address Register 4

2-42

local bus timer

3-8

local bus to IndustryPack addressing

4-46

local bus to VMEbus

DMA controller, VMEchip2

2-10

Enable Control Register

2-49

I/O Control Register

2-50

interface

1-9,

2-4

interface, VMEchip2

2-4

map decoders, programming

2-37

requester

2-7

requester register, programming

2-52

Requester Control Register

2-55

Local Control and Status Registers (LCSR)

2-7

,

2-20

local DRAM parity error

1-49

local I/O devices memory map

200/300-Series

1-14

400/500-Series

1-18

local reset

2-18

,

2-71

local reset driver

2-18

location monitor interrupters

2-19

location monitor status register

2-102

location monitors LM0-LM3

2-101

LSB Prescaler Count Register

3-17

LVFAIR bit

2-8

M

manufacturers’ documentation

A-2

map decoder

2-9

user-programmable

1-47

,

2-6

master interrupt enable (MIEN)

2-75

,

2-97

,

3-12

MC2 chip

3-1

features

3-1

functional description

3-2

ID Register

3-11

initialization

3-2

introduction

3-1

memory map

1-27

register map

3-9

registers

3-8

Revision Register

3-11

MC2 chip ASIC

1-2

Advertising