Motorola MVME172 - Manual (Page 48)

1-30 Computer Group Literature Center Web Site
Board Description and Memory Maps
1
$18 IP_a
GENERAL
CONTROL
a_ERR 0 a_RT1 a_RT0 a_WIDTH1 a_WIDTH0 a_BTD a_MEN
$19 IP_b
GENERAL
CONTROL
b_ERR 0 b_RT1 b_RT0 b_WIDTH1 b_WIDTH0 b_BTD b_MEN
$1A IP_c
GENERAL
CONTROL
c_ERR 0 c_RT1 c_RT0 c_WIDTH1 c_WIDTH0 c_BTD c_MEN
$1B IP_d
GENERAL
CONTROL
d_ERR 0 d_RT1 d_RT0 d_WIDTH1 d_WIDTH0 d_BTD d_MEN
$1C RESERVED 0 0 0 0 0 0 0 0
$1D IP CLOCK 0 0 0 0 0 0 0 IP32
$1E DMA
ARBITRATION
CONTROL
0 0 0 0 0 ROTAT PRI1 PRI0
$1F IP RESET 0 0 0 0 0 0 0 RES
Table 1-10. IP2 Chip Memory Map - Control and Status Registers
(Continued)
Register
Offset
Register
Name
Register Bit Names
D7 D6 D5 D4 D3 D2 D1 D0