Ravenmpic, Ravenmpic -3, Table 5-2. ravenmpic interrupt assignments -3 – Motorola MVME2300 Series User Manual

Page 247: 5ravenmpic

Advertising
background image

Interrupt Handling

http://www.motorola.com/computer/literature

5-3

5

RavenMPIC

The Raven ASIC has a built-in interrupt controller that meets the Multi-
Processor Interrupt Controller (MPIC) specification. This MPIC supports
up to two processors and 16 external interrupt sources. There are also six
other interrupt sources inside the MPIC: Two cross-processor interrupts
and four timer interrupts.

All ISA interrupts go through the 8259 pair in the PIB. The output of the
PIB then goes through the MPIC in the Raven. Refer to

Chapter 2, Raven

PCI Bridge ASIC

for details on the RavenMPIC. The following table

shows the interrupt assignments for the RavenMPIC on MVME2300
series boards:

Table 5-2. RavenMPIC Interrupt Assignments

MPIC

IRQ

Edge/

Level

Polarity

Interrupt Source

Notes

IRQ0

Level

High

PIB (8259)

1

IRQ1

Edge

Low

Falcon-ECC Error

2

IRQ2

Level

Low

PCI-Ethernet

4

IRQ3

N/A

N/A

Not used

IRQ4

N/A

N/A

Not used

IRQ5

Level

Low

PCI-VME INT 0 (Universe LINT0#)

3, 4

IRQ6

Level

Low

PCI-VME INT 1 (Universe LINT1#)

3

IRQ7

Level

Low

PCI-VME INT 2 (Universe LINT2#)

3

IRQ8

Level

Low

PCI-VME INT 3 (Universe LINT3#)

3

IRQ9

Level

Low

PCI-PMC1 INTA#, PMC2 INTD#, PCIX INTA#

4

IRQ10

Level

Low

PCI-PMC1 INTB#, PMC2 INTA#, PCIX INTB#

IRQ11

Level

Low

PCI-PMC1 INTC#, PMC2 INTB#, PCIX INTC#

IRQ12

Level

Low

PCI-PMC1 INTD#, PMC2 INTC#, PCIX INTD#

IRQ13

Level

Low

LM/SIG Interrupt 0

4

Advertising