Motorola MVME2300 Series User Manual

Page 281

Advertising
background image

http://www.motorola.com/computer/literature

IN-7

I

N
D

E
X

PCI Slave Address (0,1,2 and 3)

2-54

PCI Slave Attribute/ Offset (0,1,2 and 3)

2-55

Prescaler Adjust

2-36

Processor Init register (RavenMPIC)

2-75

Raven-Detected Errors Destination reg-

ister (Raven MPIC)

2-84

Raven-Detected Errors Vector/Priority

register (Raven MPIC)

2-83

Revision ID

2-33

Revision ID/ Class Code

2-52

Spurious Vector register (Raven MPIC)

2-77

Timer Base Count registers (Raven

MPIC)

2-78

Timer Current Count registers (Raven

MPIC)

2-78

Timer Destination registers (Raven

MPIC)

2-80

Timer Frequency register (Raven MPIC)

2-77

Timer Vector/Priority registers (Raven

MPIC)

2-79

Vendor ID/Device ID

2-32

,

2-49

Vendor Identification register (Raven-

MPIC)

2-75

registers, writing to (Falcon chip set)

3-53

related documentation

A-1

related specifications

A-4

reset sources on MVME2300 boards

5-8

devices affected

5-9

reset state (Raven MPIC)

2-88

revision ID (Falcon chip set)

3-31

Revision ID register (Raven ASIC)

2-33

Revision ID/Class Code registers (Raven

ASIC)

2-52

Revision ID/General Control register (Falcon

chip set)

3-31

ROM

5-15

ROM/Flash

initialization

5-15

interface (Falcon chip set)

3-14

programming

3-53

speed

3-10

ROM/FLASH bank default mapping

5-15

ROM/Flash Block A

Base Address control bits (Falcon chip

set)

3-45

Base/Size register (Falcon chip set)

3-45

size encoding (Falcon chip set)

3-46

Width control bit (Falcon chip set)

3-45

ROM/Flash Block B

Base Address control bits (Falcon chip

set)

3-48

Base/Size register (Falcon chipset)

3-48

size encoding (Falcon chip set)

3-49

Width control bit (Falcon chip set)

3-48

S

scrub counter (Falcon chip set)

3-43

Scrub Write Enable control bit (Falcon chip

set)

3-43

Scrub/Refresh register (Falcon chip set)

3-43

SCSA bus

xix

,

1-3

,

1-6

,

1-7

Semaphore Register 1

1-42

Semaphore Register 2

1-42

signal routing, P2 connector

1-7

single word, definition of

xxiii

single-bit error counter (Falcon chip set)

3-41

single-bit errors (Falcon chip set)

3-13

ordered by syndrome code

3-59

sizing addresses

3-56

sizing DRAM

3-54

soft resets

5-9

software considerations (Falcon chip set)

3-53

software-readable jumpers

1-32

sources of reset

5-8

specifications, related

A-4

spread I/O addressing (Raven PCI Bridge

ASIC)

2-22

Spurious Vector register (Raven MPIC)

2-77

SRAM base address (Falcon chip set)

3-21

Advertising