Motorola MVME2300 Series User Manual

Page 278

Advertising
background image

Index

IN-4

Computer Group Literature Center Web Site

I

N
D

E
X

Memory Base register

2-53

Memory Configuration register (MEMCR)

1-27

memory maps

byte reads to CSRs (Falcon chip set)

3-24

byte writes to internal register set and

test SRAM (Falcon chip set)

3-25

default processor

1-8

four-byte reads to CSR (Falcon chip set)

3-26

four-byte writes to internal register set

and test SRAM (Falcon chip
set)

3-26

PCI bus

1-13

PCI PREP

1-16

processor CHRP

1-9

processor PREP

1-11

Raven PCI configuration registers

2-48

Raven PCI I/O registers

2-49

VMEbus master

1-20

VMEbus slave

1-21

MK48T59/559 access registers

1-33

module configuration and status registers

1-33

MPC

address mapping

2-4

arbiter (Raven PCI Bridge ASIC)

2-10

Arbiter Control register

2-36

bus address space (Raven PCI Bridge

ASIC)

2-12

bus interface (Raven PCI Bridge ASIC)

2-4

bus timer (Raven PCI Bridge ASIC)

2-10

bus transfer types (Raven PCI Bridge

ASIC)

2-9

Error Address register

2-40

Error Attribute register (MERAT)

2-41

Error Enable register

2-37

Error Status register

2-39

master function (Raven PCI Bridge

ASIC)

2-8

Slave Address (0,1 and 2) registers

2-43

Slave Address (3) register

2-44

slave function (Raven PCI Bridge ASIC)

2-6

Slave Offset/Attribute (0,1 and 2) regis-

ters

2-45

Slave Offset/Attribute (3) registers

2-46

write posting (Raven PCI Bridge ASIC)

2-8

MPC-to-PCI address decoding

2-5

MPC-to-PCI address translation

2-6

MPIC registers (Raven ASIC)

2-69

MVME2300 series interrupt architecture

5-2

N

negation, definition of

xxiii

NVRAM/RTC

1-32

P

P2 signal routing

1-7

parity checking and Falcon chip set

3-53

PCI

address mapping (Raven PCI Bridge

ASIC)

2-11

arbitration

5-1

CHRP memory map

1-13

Command/ Status registers

2-50

configuration access

1-12

interface function (Raven PCI Bridge

ASIC)

2-10

interface function (Universe ASIC)

4-5

Interrupt Acknowledge register

2-43

master function (Raven PCI Bridge

ASIC)

2-17

memory maps

1-13

PREP memory map

1-16

registers (Raven ASIC)

2-47

reset problems with Universe ASIC

4-14

Slave Address (0,1,2 and 3) registers

2-54

Advertising