Design example 1: differential clock – Altera ALTPLL (Phase-Locked Loop) IP Core User Manual

Design example 1: differential clock | Altera ALTPLL (Phase-Locked Loop) IP Core User Manual | Page 62 / 69