Altera DisplayPort MegaCore Function - Manual (Page 77)

Figure 6-9: DisplayPort Sink Connector to TI Redriver Schematic Diagram
Table 6-5: Bitec DisplayPort Daughter Card Signals
The following table describes the signals of the Bitec DisplayPort daughter card with HSMC connector.
Bitec DP Card Signal Bitec Card I/
O
Description
HSMC Connector J4A
HSMA_TX_CP[3..0]
,
HSMA_TX_
CN[3..0
Input
TX Main Link lane [3..0] differential signals.
In the demonstration design, TX Main Link
redriver’s EQ, VOD and pre-emphasis settings are
self-configured based on link training. If necessary,
you can customize the settings via I 2 C program‐
ming.
I
2 C address for TX Main Link redriver: write=0×5C,
read=0×5D
6-16 Required Hardware
UG-01131
2015.05.04
Altera Corporation DisplayPort IP Core Hardware Demonstration
Send Feedback