Place and route steps, Design completion steps – Achronix ACE Version 5.0 User Manual
Page 260
![background image](/manuals/633956/260/background.png)
Running the Flow
Chapter 4. Tasks
Run Estimated Timing Analysis (Optional)
After Run Prepare has successfully completed on an implementation, the Run Estimated Timing Analysis
step can be run. This step generates and writes a pre-place-and-route timing report file for the prepared
design. The generated report is automatically displayed in the editor area upon successful completion. This
step is run by default when Run Flow is executed.
Generate Pre-Placed Simulation Netlist (Optional)
After Run Prepare has successfully completed on an implementation, the Generate Pre-Placed Simulation
Netlist
step can be run. This step generates and writes an encrypted, pre-place-and-route Verilog netlist file
from the prepared design. This netlist may be used to simulate the prepared design. This step is not run by
default when Run Flow is executed.
Place and Route Steps
Run Place
After Run Prepare has successfully completed on an implementation, the Run Place step must be run in
order to place the design. If place and route has already been run on this implementation, this step may
be skipped, and the place and route data from the previous run may be loaded by using the File → Load
Place and Route Data
menu option. Once the design is successfully placed, the encrypted placement data
is stored to disk and is ready to be loaded again later.
Run Post-Placement Timing Analysis (Optional)
After Run Place has successfully completed on an implementation, the Run Post-Placement Timing
Analysis
step can be run. This step generates and writes a timing report file for the placed design, without
requiring all final DRC checks to pass. The generated report is automatically displayed in the editor area
upon successful completion. This step is not run by default when Run Flow is executed.
Run Route
After Run Place has successfully completed on an implementation, the Run Route step must be run in
order to route the design. If place and route has already been run on this implementation, this step may
be skipped, and the place and route data from the previous run may be loaded by using the File → Load
Place and Route Data
menu option. Once the design is successfully routed, the encrypted placement data
is stored to disk and is ready to be loaded again later.
Run Post-Route Timing Analysis (Optional)
After Run Place and Run Route have successfully completed on an implementation, the Run Post-Route
Timing Analysis
step can be run. This step generates and writes a timing report file for the placed and
routed design, without requiring all final DRC checks to pass. The generated report is automatically
displayed in the editor area upon successful completion. This step is not run by default when Run Flow is
executed.
Design Completion Steps
Post-Process Design
After Run Place and Run Route have successfully completed (or place and route data has been loaded) on
an implementation, the Run Post-Process step must be run. This step post-processes the design by inserting
Achronix-specific technology (such as reset, compensation block, and vmode insertion) that relies on final
placement and routing information. This step should not effect your timing results.
Run Final DRC Checks
After Run Post-Process has successfully completed on an implementation, the Run Final DRC Checks step
must be run. This step performs all final DRC checks in order to ensure that the bitstream, final timing, and
UG001 Rev. 5.0 - 5th December 2012
248