Intel PXA255 - Manual (Page 265)

Intel® PXA255 Processor Developer’s Manual 7-3
LCD Controller
Figure 7-1 illustrates a simplified, top-level block diagram for the processor LCD Controller.
Figure 7-1. LCD Controller Block Diagram
LCD DMA Controller
Registers
Palette RAM
Output FIFOs
Serializer
To Pins
From Clock
Module
LCDClk
Pixel Data Register Data
Input FIFOs
TMED
Dithering
Engine
L_DD[15:0]
System Bus
Control
signals
Configuration
Encoded
pixel data
Raw pixel
data
Raw pixel
data Raw
pixel
data
Raw
pixel data
Dithered
pixels