3 fifo dma mode operation, 4 dma receive programming errors, 5 dma error handling – Intel PXA255 User Manual

3 fifo dma mode operation, 4 dma receive programming errors, 5 dma error handling | Intel PXA255 User Manual | Page 576 / 598