1 overview, 2 features – Panasonic MN103001G/F01K User Manual

Page 256

Advertising
background image

16-bit Timers

11-2

11.1 Overview

This microcontroller has four 16-bit timers built in.
Three are reload timers (down-counters) that can be used as interval timers or event counters.

The other is an up-counter that has two compare/capture registers built in.

11.2 Features

The features of the 16-bit timers are described below.

Timer 10

• Up-counter
• Clock sources

An internal clock or an external clock can be selected as the clock source.
• Internal clock: IOCLK, 1/8 IOCLK, 1/32 IOCLK, or underflow in timers 0 to 2

• External clock: Counts the rising edge or falling edge of the input signal on the TM10IOB pin.

• Compare/capture register

Has two compare/capture registers built in.

• Pin output

Capable of PWM output with variable cycle and duty ratio. (One output)
Capable of PWM output with added bits. (Two outputs)

(Resolution: 8 + 2 bits, 8 + 3 bits, 8 + 4 bits, and 8 + 6 bits)
Capable of one-shot output. (Two outputs)

Polarity of pin output can be set.

• Input capture

Each pin can be set individually to rising edge, falling edge, or both edges. (Two inputs)

An interrupt request is generated upon capture.

When "both edges" is set, an interrupt request is generated at both the rising edge and the falling

edge.

• Interrupts

An interrupt request is generated when the binary counter overflows.
An interrupt request is generated when the compare register and the binary counter match, or when

capture occurs. (Two outputs)

• Counting start by external trigger

Counting can be started by input on the TM10IOB pin.

(Edge specification possible)

Timers 11, 12, and 13

• Reload timers (down-counters)
• Clock sources

An internal clock or an external clock can be selected as the clock source.
• Internal clock: IOCLK, 1/8 IOCLK, 1/32 IOCLK, or underflow in timers 0 to 2

• External clock: Counts the rising edge of the signal on the pin input.

• Interrupts

An interrupt request is generated when the binary counter underflows.

• Timer output

Output at 1/2 of the timer underflow is possible.

Advertising