Altera Stratix V Avalon-ST - Manual (Page 36)

Interfaces and Signal Descriptions
4
2014.12.15
UG-01097_sriov Subscribe
Send Feedback
tx_out0[<n>-1:0]
rx_in0[<n>-1:0] Hard IP Serial
Hard IP Reset
Status
Hard IP for PCI Express with SR-IOV
flr_active_pf[<n>-1:0]
flr_active_vf[<n>-1:0]
flr_completed_pf[<n>-1:0]
refclk
coreclkout
pld_clk
flr_completed_vf[<n>-1:0]
cpl_err[6:0]
cpl_err_fn[7:0]
cpl_pending_pf[<n>-1:0]
cpl_pending_vf[<n>-1:0]
log_hdr[127:0]
tx_st_data[<n>-1:0]
tx_st_sop
tx_st_eop
tx_st_ready
tx_st_valid
tx_st_empty[1:0]
tx_st_err
bus_master_en_vf[<n>-1:0]
bus_master_en_pf[<n>-1:0]
bus_num_f0[7:0]
bus_num_f1[7:0]
device_num_f0[4:0]
device_num_f1[4:0]
max_payload_size[2:0]
mem_space_en_pf[<n>-1:0]
mem_space_en_vf[<n>-1:0]
pf0_num_vfs[7:0]
pf1_num_vfs[7:0]
rd_req_size[2:0]
Configuration
Status
TX Avalon-ST
TX Port
Component
Specific
TX Credit
RX Port
npor
pin_perst
Reset
Clocks
rx_st_data[<n>-1:0]
rx_st_sop
rx_st_eop
rx_st_ready
rx_st_valid
rx_st_empty[1:0]
rx_st_err
RX Avalon-ST
Component
Specific
RX BAR
Hit
rx_st_bar_hit_fn_tlp0[7:0]
rx_st_bar_hit_fn_tlp1[7:0]
rx_st_bar_hit_tlp0[7:0]
rx_st_bar_hit_tlp1[7:0]
rx_st_mask
tx_cred_datafccp[11:0]
tx_cred_datafcnp[11:0]
tx_cred_datafcp[11:0]
tx_cred_fchipcons[5:0]
tx_cred_fc_infinite[5:0]
tx_cred_hdrfccp[7:0]
tx_cred_hdrfcnp[7:0]
tx_cred_hdrfcp[7:0]
Function Level
Reset
Completion
Error Status
and Pending
Hard IP Control,
Miscellaneous &
Current Speed
test_in[31:0]
simu_mode_pipe
current_speed[1:0]
hpg_ctrler[4:0]
pld_clk_inuse
pld_core_ready
reset_status
serdes_pll_locked
testin_zero
reconfig_from_xcvr[<n>46-1:0]
reconfig_to_xcvr[<n>70-1:0]
Transceiver
Reconfiguration
LMI
lmi_dout[31:0]
lmi_func[8:0]
lmi_rden
lmi_wren
lmi_ack
app_int_sts_a
app_int_sts_b
app_int_sts_c
app_int_sts_d
app_int_ack
app_int_pend_status[1:0]
app_int_sts_fn
app_intx_disable[1:0]
lmi_addr[11:0]
lmi_din[31:0]
MSI
Interrupts
Select One
Interrupt
Mechanism MSI-X
Interrupts
Legacy
Interrupts
app_msi_req
app_msi_req_fn[7:0]
app_msi_ack
app_msi_addr[127:0]
app_msi_data_pf[16<n>-1:0]
app_msi_enable_pf[1:0]
app_msi_mask_pf[32<n>-1:0]
app_msi_multi_msg_enable_pf[ 5:0]
app_msi_num[4:0]
app_msi_pending_bit_write_data
app_msi_pending_bit_write_en
app_msi_pending_pf[63:0]
app_msi_tc[2:0]
app_msi_status[1:0]
app_msix_req
app_msix_ack
app_msix_addr_pf[63:0]
app_msix_data[31:0]
app_msix_en_pf[1:0]
app_msix_en_vf[<n>-1:0]
app_msix_err
app_msix_fn_mask_pf[ 1:0]
app_msix_fn_mask_vf[<n>-1:0]
ko_clp_spc_data[11:0]
ko_cpl_spc_header[7:0]
nik1410905520092.image
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134