Freescale Semiconductor DSP56366 User Manual

Page 277

Advertising
background image

Equates

DSP56366 24-Bit Digital Signal Processor User Manual, Rev. 4

Freescale Semiconductor

B-11

;------------------------------------------------------------------------

;

; EQUATES for Phase Locked Loop (PLL)

;

;------------------------------------------------------------------------

; Register Addresses Of PLL

M_PCTL EQU $FFFFFD ; PLL Control Register

; PLL Control Register

M_MF EQU $FFF ; Multiplication Factor Bits Mask (MF0-MF11)

M_MF0 EQU 0 ;Multiplication Factor bit 0

M_MF1 EQU 1 ;Multiplication Factor bit 1

M_MF2 EQU 2 ;Multiplication Factor bit 2

M_MF3 EQU 3 ;Multiplication Factor bit 3

M_MF4 EQU 4 ;Multiplication Factor bit 4

M_MF5 EQU 5 ;Multiplication Factor bit 5

M_MF6 EQU 6 ;Multiplication Factor bit 6

M_MF7 EQU 7 ;Multiplication Factor bit 7

M_MF8 EQU 8 ;Multiplication Factor bit 8

M_MF9 EQU 9 ;Multiplication Factor bit 9

M_MF10 EQU 10 ;Multiplication Factor bit 10

M_MF11 EQU 11 ;Multiplication Factor bit 11

M_DF EQU $7000 ; Division Factor Bits Mask (DF0-DF2)

M_DF0 EQU 12 ;Division Factor bit 0

M_DF1 EQU 13 ;Division Factor bit 1

M_DF2 EQU 14 ;Division Factor bit 2

M_XTLR EQU 15 ; XTAL Range select bit

M_XTLD EQU 16 ; XTAL Disable Bit

M_PSTP EQU 17 ; STOP Processing State Bit

Advertising